

M68HC08 Microcontroller

The MC68HC908GP32


Babak Kia
Adjunct Professor
Boston University
College of Engineering
Email: bkia@bu.edu

ENG SC757 - Advanced Microprocessor Design

General Description


- The GP32 is a member of the low-cost, high performance CPU08 family of Microcontrollers
- It operates on 8 MHz internal bus frequency
- 32 Kbytes of on board flash with in-circuit programming capability and security
- 512 bytes of RAM
- Low-power and fully static design
- Peripherals such as SPI, SCI, ADC, two Timer Channels each with input capture, output compare, and PWM
- Up to 33 general purpose I/O pins
- 8-bit Keyboard wake-up port

MCU Block Diagram





Memory Map

- The CPU08 can address up to 64 Kbytes of memory space
- The memory map to the right shows
 - 32K 256 bytes of Flash
 - 512 bytes of RAM
 - 36 bytes of user defined vectors
 - 307 bytes of Monitor ROM
- Addressing unimplemented memory regions can cause an illegal address reset



Memory Map (Cont.)

- The CPU08 can address up to 64 Kbytes of memory space
- The memory map to the right shows
 - 32K 256 bytes of Flash
 - 512 bytes of RAM
 - 36 bytes of user defined vectors
 - 307 bytes of Monitor ROM
- Addressing unimplemented memory regions can cause an illegal address reset



Vector Address

Vector Number	Address	Name
0x0000	0x0000	Reset Vector
0x0001	0x0001	NMI Vector
0x0002	0x0002	IRQ Vector
0x0003	0x0003	IRQ Vector
0x0004	0x0004	IRQ Vector
0x0005	0x0005	IRQ Vector
0x0006	0x0006	IRQ Vector
0x0007	0x0007	IRQ Vector
0x0008	0x0008	IRQ Vector
0x0009	0x0009	IRQ Vector
0x000A	0x000A	IRQ Vector
0x000B	0x000B	IRQ Vector
0x000C	0x000C	IRQ Vector
0x000D	0x000D	IRQ Vector
0x000E	0x000E	IRQ Vector
0x000F	0x000F	IRQ Vector
0x0010	0x0010	IRQ Vector
0x0011	0x0011	IRQ Vector
0x0012	0x0012	IRQ Vector
0x0013	0x0013	IRQ Vector
0x0014	0x0014	IRQ Vector
0x0015	0x0015	IRQ Vector
0x0016	0x0016	IRQ Vector
0x0017	0x0017	IRQ Vector
0x0018	0x0018	IRQ Vector
0x0019	0x0019	IRQ Vector
0x001A	0x001A	IRQ Vector
0x001B	0x001B	IRQ Vector
0x001C	0x001C	IRQ Vector
0x001D	0x001D	IRQ Vector
0x001E	0x001E	IRQ Vector
0x001F	0x001F	IRQ Vector
0x0020	0x0020	IRQ Vector
0x0021	0x0021	IRQ Vector
0x0022	0x0022	IRQ Vector
0x0023	0x0023	IRQ Vector
0x0024	0x0024	IRQ Vector
0x0025	0x0025	IRQ Vector
0x0026	0x0026	IRQ Vector
0x0027	0x0027	IRQ Vector
0x0028	0x0028	IRQ Vector
0x0029	0x0029	IRQ Vector
0x002A	0x002A	IRQ Vector
0x002B	0x002B	IRQ Vector
0x002C	0x002C	IRQ Vector
0x002D	0x002D	IRQ Vector
0x002E	0x002E	IRQ Vector
0x002F	0x002F	IRQ Vector
0x0030	0x0030	IRQ Vector
0x0031	0x0031	IRQ Vector
0x0032	0x0032	IRQ Vector
0x0033	0x0033	IRQ Vector
0x0034	0x0034	IRQ Vector
0x0035	0x0035	IRQ Vector
0x0036	0x0036	IRQ Vector
0x0037	0x0037	IRQ Vector
0x0038	0x0038	IRQ Vector
0x0039	0x0039	IRQ Vector
0x003A	0x003A	IRQ Vector
0x003B	0x003B	IRQ Vector
0x003C	0x003C	IRQ Vector
0x003D	0x003D	IRQ Vector
0x003E	0x003E	IRQ Vector
0x003F	0x003F	IRQ Vector
0x0040	0x0040	IRQ Vector
0x0041	0x0041	IRQ Vector
0x0042	0x0042	IRQ Vector
0x0043	0x0043	IRQ Vector
0x0044	0x0044	IRQ Vector
0x0045	0x0045	IRQ Vector
0x0046	0x0046	IRQ Vector
0x0047	0x0047	IRQ Vector
0x0048	0x0048	IRQ Vector
0x0049	0x0049	IRQ Vector
0x004A	0x004A	IRQ Vector
0x004B	0x004B	IRQ Vector
0x004C	0x004C	IRQ Vector
0x004D	0x004D	IRQ Vector
0x004E	0x004E	IRQ Vector
0x004F	0x004F	IRQ Vector
0x0050	0x0050	IRQ Vector
0x0051	0x0051	IRQ Vector
0x0052	0x0052	IRQ Vector
0x0053	0x0053	IRQ Vector
0x0054	0x0054	IRQ Vector
0x0055	0x0055	IRQ Vector
0x0056	0x0056	IRQ Vector
0x0057	0x0057	IRQ Vector
0x0058	0x0058	IRQ Vector
0x0059	0x0059	IRQ Vector
0x005A	0x005A	IRQ Vector
0x005B	0x005B	IRQ Vector
0x005C	0x005C	IRQ Vector
0x005D	0x005D	IRQ Vector
0x005E	0x005E	IRQ Vector
0x005F	0x005F	IRQ Vector
0x0060	0x0060	IRQ Vector
0x0061	0x0061	IRQ Vector
0x0062	0x0062	IRQ Vector
0x0063	0x0063	IRQ Vector
0x0064	0x0064	IRQ Vector
0x0065	0x0065	IRQ Vector
0x0066	0x0066	IRQ Vector
0x0067	0x0067	IRQ Vector
0x0068	0x0068	IRQ Vector
0x0069	0x0069	IRQ Vector
0x006A	0x006A	IRQ Vector
0x006B	0x006B	IRQ Vector
0x006C	0x006C	IRQ Vector
0x006D	0x006D	IRQ Vector
0x006E	0x006E	IRQ Vector
0x006F	0x006F	IRQ Vector
0x0070	0x0070	IRQ Vector
0x0071	0x0071	IRQ Vector
0x0072	0x0072	IRQ Vector
0x0073	0x0073	IRQ Vector
0x0074	0x0074	IRQ Vector
0x0075	0x0075	IRQ Vector
0x0076	0x0076	IRQ Vector
0x0077	0x0077	IRQ Vector
0x0078	0x0078	IRQ Vector
0x0079	0x0079	IRQ Vector
0x007A	0x007A	IRQ Vector
0x007B	0x007B	IRQ Vector
0x007C	0x007C	IRQ Vector
0x007D	0x007D	IRQ Vector
0x007E	0x007E	IRQ Vector
0x007F	0x007F	IRQ Vector
0x0080	0x0080	IRQ Vector
0x0081	0x0081	IRQ Vector
0x0082	0x0082	IRQ Vector
0x0083	0x0083	IRQ Vector
0x0084	0x0084	IRQ Vector
0x0085	0x0085	IRQ Vector
0x0086	0x0086	IRQ Vector
0x0087	0x0087	IRQ Vector
0x0088	0x0088	IRQ Vector
0x0089	0x0089	IRQ Vector
0x008A	0x008A	IRQ Vector
0x008B	0x008B	IRQ Vector
0x008C	0x008C	IRQ Vector
0x008D	0x008D	IRQ Vector
0x008E	0x008E	IRQ Vector
0x008F	0x008F	IRQ Vector
0x0090	0x0090	IRQ Vector
0x0091	0x0091	IRQ Vector
0x0092	0x0092	IRQ Vector
0x0093	0x0093	IRQ Vector
0x0094	0x0094	IRQ Vector
0x0095	0x0095	IRQ Vector
0x0096	0x0096	IRQ Vector
0x0097	0x0097	IRQ Vector
0x0098	0x0098	IRQ Vector
0x0099	0x0099	IRQ Vector
0x009A	0x009A	IRQ Vector
0x009B	0x009B	IRQ Vector
0x009C	0x009C	IRQ Vector
0x009D	0x009D	IRQ Vector
0x009E	0x009E	IRQ Vector
0x009F	0x009F	IRQ Vector

- The Vector Address table shows the addresses for each interrupt source
- Each interrupt source can itself be caused by any number of events which needs to be identified within the Interrupt Service Routine
- Interrupts are prioritized based on their vector address location



Low Power Modes


- The MCU provides two low-power modes, the Wait Mode and the Stop Mode. Both are entered as a result of instruction execution
 - Wait Mode: The WAIT instruction puts the MCU in a low-power standby mode, CPU clock is disabled but the Bus clock continues to run
 - Stop Mode: The STOP instruction puts the MCU in a stop mode. Both CPU and Bus clocks are disabled

Exiting Low Power Modes

- A number of events restart the CPU clock and exit the MCU from a Wait Mode
 - External Reset
 - External Interrupt (IRQ#)
 - Keyboard Interrupt
 - Timer Interrupt
 - SPI or SCI Interrupts
- A Stop Mode is exited through one of the following events
 - External Reset
 - External Interrupt (IRQ#)
 - Timebase Module Interrupt (TBM), which allows the TBM module to generate a periodic wakeup signal


Reset

- Resets are intended to start up the processor from a known startup state
- The reset vector is fetched from memory location \$FFFE:FFFF
- There are two types of resets, an external reset where the RST# pin is pulled low, or an internal reset
- In case of an internal reset, the MCU pulls the RST# pin low to allow for resetting of external devices:



Reset

- Internal Resets have several sources
 - Power-on Reset (POR)
 - Computer Operating Properly (COP)
 - Low-Power Reset Circuit
 - Illegal Opcode Reset
 - Illegal Address Reset
- A POR is an internal reset caused by a positive transition on the V_{DD} pin



Interrupts

- An interrupt is an external event which temporarily changes the execution path
- At the end of each instruction, the CPU checks all pending interrupts, if the I bit is set
- If more than one interrupt is pending when the instruction is done, the highest priority interrupt is serviced first
- An interrupt does not stop the current instruction from execution, but will change execution path once the current operation is finished

Interrupts

- Upon an interrupt, the CPU registers are saved onto the stack in the following order
- Once an interrupt occurs, the processor sets the I mask in order to prevent other interrupts from occurring
- At the end of the interrupt service routine, the RTI instruction will restore the CPU registers in the reverse order



Interrupt Processing

- In addition to the I-mask, each interrupt source has its own mask bits
- Reset and SWI instruction cannot be masked
- A software interrupt (SWI) pushes the value of PC onto the stack. It *does not* push the value of PC-1 which is the case for a hardware interrupt


Source	Mask	Priority	Interrupt	Interrupt
Reset	None	None	None	0
SWI instruction	None	None	None	1
IRQ instruction	None	None	None	2
IRQ pin	None	None	None	3
IRQ pin	None	None	None	4
IRQ pin	None	None	None	5
IRQ pin	None	None	None	6
IRQ pin	None	None	None	7
IRQ pin	None	None	None	8
IRQ pin	None	None	None	9
IRQ pin	None	None	None	10
IRQ pin	None	None	None	11
IRQ pin	None	None	None	12
IRQ pin	None	None	None	13
IRQ pin	None	None	None	14
IRQ pin	None	None	None	15
IRQ pin	None	None	None	16
IRQ pin	None	None	None	17
IRQ pin	None	None	None	18
IRQ pin	None	None	None	19
IRQ pin	None	None	None	20
IRQ pin	None	None	None	21
IRQ pin	None	None	None	22
IRQ pin	None	None	None	23
IRQ pin	None	None	None	24
IRQ pin	None	None	None	25
IRQ pin	None	None	None	26
IRQ pin	None	None	None	27
IRQ pin	None	None	None	28
IRQ pin	None	None	None	29
IRQ pin	None	None	None	30
IRQ pin	None	None	None	31

Analog-to-Digital Converter

- The ADC provides 8 bit resolution for converting an analog value at the pin into a digital format
- It has 8 channels with multiplexed inputs
- Performs either a single or a continuous conversion
- Provides a conversion complete flag, or a conversion complete interrupt

ADC

- The general-purpose I/O pins on Port B share pin space with the ADC module
- Once configured, the ADC forces the pins to act as inputs of the ADC circuitry and therefore bypass Port B functionality
- Writes to Port B will have no functionality when in ADC mode




ADC

- The ADC module works in the following fashion
 - When the input voltage at an ADC channel equals V_{REFH} , the ADC converts the voltage to \$FF
 - If the input equals V_{REFL} , the ADC converts it to \$00
 - If the input is between V_{REFL} and V_{REFH} , the ADC performs a straight-line linear conversion

Clock Generation Module

- The Clock Generation Module generates the crystal clock signal, CGMCLK, which operates at the frequency of the crystal
- It also generates the base clock CGMOUT, which is then used by the SIM to derive the system clocks, including the bus clock which runs at CGMOUT/2




Phase-Locked Loop (PLL)

- The PLL is a frequency generator which operates in either an acquisition mode or a tracking mode, depending on the desired accuracy
- In acquisition mode the PLL filter makes large frequency corrections, which is used when the PLL starts up, or has suffered a severe noise hit
- In tracking mode, the filter makes small corrections to the frequency
- The PLL generates an 8 MHz bus frequency using a 32 KHz crystal

Configuration Register


- The Configuration Register (CONFIG) is used to setup various CPU parameters
- The CONFIG register can only be written once after each reset
- Since this configuration affects the operations of the CPU, it is recommended that it be written immediately after reset



- The CONFIG register's more important bits are COPRS and COPD
 - COPRS = 1 selects a rate of $2^{13} \cdot 2^4$ CGMXCLK cycles
 - COPRS = 0 selects a rate of $2^{10} \cdot 2^4$ CGMXCLK cycles
 - COPD enables (0), or disables (1) the watchdog timer

COP

- The COP watchdog module generates a system reset if it is enabled and its free running counter is allowed to overflow
- System software can prevent a system reset by writing any value to the memory location \$FFFF periodically
- Resetting the COP timer must be done in the program itself, and not as part of an Interrupt Service Routine!




Flash

- The flash on the GP32 is an array of 32,256 bytes, with an additional 36 bytes of user interrupt vectors, and one byte of block protection
- Erasing and Programming of flash traditionally require an external power supply with supply voltages exceeding that of V_{DD}
- However, for ease of use, the flash on the CPU08 family of microcontrollers can be erased and programmed using an internal charge pump
- This reduces need for external circuitry and different power supplies


Keyboard Interrupt (KBI)

- The Keyboard Interrupt module (KBI) provides 8 independently maskable external interrupt sources to the processor
- Some of its features are
 - Programmable edge-only or edge and level interrupt sensitivity
 - Hysteresis buffer
 - Exit from low-power modes



Input/Output (I/O) Ports

- The following is a diagram of the Port A I/O Circuit
- All Port A, C, and D pins have software configurable pullup circuitry when configured as inputs
- The pullup circuitry is automatically disabled when the port is configured as an output
- Ports have two registers, one which reads/writes values to the port pins, and the other is the Data Direction Register (DDR) determining the I/O mode of the port pins




Random Access Memory (RAM)

- The GP32 microcontroller provides 512 bytes of RAM from location \$40 - \$23F
- RAM is important not only for maintaining variables, but also for providing stack
- Even though the 16-bit CPU08 Stack Pointer can be initialized to point to anywhere within a 64Kbyte memory space, only pointing it to the RAM location guarantees correct operation
- Stack Pointer is set to \$FF upon reset, but can be programmed to point to \$23F
- This frees up the page zero RAM locations for the full benefit of direct addressing mode instructions (which, as a reminder, only target page zero RAM)

Serial Communications Interface


- The Serial Communications Interface provides a means for high-speed synchronous communication with external peripherals
- SCI features on the GP32 include
 - Full duplex operation
 - Standard mark-space Non-Return-to-Zero (NRZ) format
 - 32 programmable baud rates
 - Separately enabled transmitter and receiver
 - Receiver and transmitter interrupts
 - Programmable transmitter output polarity

SCI




SCI Transmitter

- Transmitter needs to be enabled through
 - Enabling SCI (ENSCI)
 - Enabling Transmitter (TE)
 - Clearing the SCTE
- For each consecutive transmission, SCTE must be cleared
- The following is the 8-bit data format used for transmitting a byte



SCI Receiver

- The SCI Receiver automatically generates interrupts (if enabled) for a number of error conditions
 - Overrun Error
 - Noise Error
 - Framing Error
 - Parity Error
- It also has the means for idle line detection and receiver wake-up functionality



SCI Register Summary

- SCC1
 - Enables the SCI
 - Controls Character length
 - Enables Parity function
 - Enables Parity type
- SCC2
 - Enables TXD and RXD Interrupts
 - Enables Receiver and Transmitter
- SCC3
 - Other interrupt sources such as parity and noise

Address	Register Name	Bit 7	6	5	4	3	2	1	Bit 0	
0000	SCI Control Register (SCCR1)	ENSCI	EN8N2	EN8N1	EN8N0	EN8N3	EN8N4	EN8N5	EN8N6	
0004	SCI Control Register (SCCR2)	ENRXD	ENTXD	EN8N7	EN8N8	EN8N9	EN8N10	EN8N11	EN8N12	
0008	SCI Control Register (SCCR3)	EN8N13	EN8N14	EN8N15	EN8N16	EN8N17	EN8N18	EN8N19	EN8N20	
000C	SCI Data Register (SCDR)	Unaffected by read								
0010	SCI Baud Rate Register (SCBR)	EN8N21	EN8N22	EN8N23	EN8N24	EN8N25	EN8N26	EN8N27	EN8N28	
0014	SCI Status Register (SCSR)	EN8N29	EN8N30	EN8N31	EN8N32	EN8N33	EN8N34	EN8N35	EN8N36	

Figure 19-2. SCI IO Register Summary

SCI Data and Baud Registers

- The SCI Data Register (SCDR) is used to read/write data from SCI module



- The SCI Baud Rate Register (SCBR) sets the baud rate for both the transmitter and the receiver



Setting Baud Rate

- The SCI module can be configured with a number of prescaler and baud rate divisors, the following table outlines baud rates with different prescalers

SCI Baud Rate	Prescaler (MCR12.PS)	Divisor Latch (MCR12.DL)	Baud Rate (MCR12.BR)	Baud Rate (MCR12.BR)
9600	1	100	1000000	9600
9600	2	50	1000000	9600
9600	4	25	1000000	9600
9600	8	12	1000000	9600
9600	16	6	1000000	9600
9600	32	3	1000000	9600
9600	64	2	1000000	9600
9600	128	1	1000000	9600
4800	1	200	1000000	4800
4800	2	100	1000000	4800
4800	4	50	1000000	4800
4800	8	25	1000000	4800
4800	16	12	1000000	4800
4800	32	6	1000000	4800
4800	64	3	1000000	4800
4800	128	2	1000000	4800
2400	1	400	1000000	2400
2400	2	200	1000000	2400
2400	4	100	1000000	2400
2400	8	50	1000000	2400
2400	16	25	1000000	2400
2400	32	12	1000000	2400
2400	64	6	1000000	2400
2400	128	3	1000000	2400
1200	1	800	1000000	1200
1200	2	400	1000000	1200
1200	4	200	1000000	1200
1200	8	100	1000000	1200
1200	16	50	1000000	1200
1200	32	25	1000000	1200
1200	64	12	1000000	1200
1200	128	6	1000000	1200
600	1	1600	1000000	600
600	2	800	1000000	600
600	4	400	1000000	600
600	8	200	1000000	600
600	16	100	1000000	600
600	32	50	1000000	600
600	64	25	1000000	600
600	128	12	1000000	600
300	1	3200	1000000	300
300	2	1600	1000000	300
300	4	800	1000000	300
300	8	400	1000000	300
300	16	200	1000000	300
300	32	100	1000000	300
300	64	50	1000000	300
300	128	25	1000000	300
150	1	6400	1000000	150
150	2	3200	1000000	150
150	4	1600	1000000	150
150	8	800	1000000	150
150	16	400	1000000	150
150	32	200	1000000	150
150	64	100	1000000	150
150	128	50	1000000	150

Use this formula to calculate the SCI baud rate:

$$\text{baud rate} = \frac{\text{SCI clock source}}{64 \times \text{PD} \times \text{BD}}$$

where:

SCI clock source = f_{cpu} or CGMCLK
(selected by SCIBDSRC bit in CONF02 register)
PD = prescaler divisor
BD = baud rate divisor

Setting up SCI to transmit


- The following steps are required to configure the SCI module for transmission
 - Set the desired Baud Rate, Interrupt Sources, Parity, Stop bits, and character length
 - Enable SCI by writing a logic 1 to the ENSCI bit of SCC1
 - Enable the transmitter by writing a logic 1 to the Transmitter Enable (TE) bit of SCC2
 - Clear the SCI Transmitter Empty flag by first reading SCS1, and then writing to SCDR
 - Repeat the last step for each subsequent character transmission

System Integration Module

- The SIM module works in conjunction with the CPU to control major functionality of the MCU
- Provides bus clock generation and control for the CPU and its peripherals, including
 - Stop/wait/reset/break entry and recovery
 - Internal clock control
- Controls master reset control, including POR and COP watchdog
- Provides Interrupt control and management
 - Acknowledge
 - Arbitration
 - Vector address generation


Serial Peripheral Interface (SPI)

- The SPI allows for synchronous full-duplex communication amongst peripherals
- Amongst its many features are
 - Full-duplex operation
 - Master/Slave modes
 - Double-buffered operation
 - Serial clock with programmable polarity and phase
 - Receiver-full and Transmitter-empty interrupts
 - Programmable Wired-OR mode
 - I²C (inter-integrated circuit) compatibility




SPI - Master Mode

- Only a Master SPI module can initiate transmissions
- The Master also controls the shift register and baud rate of the slave module through the SPICLK clock pin
- Data shifts out from the Master on the MOSI pin, and at the same time data shifts in from the Slave on the MISO pin




SPI - Slave Mode

- Before data is accepted by the Slave SPI module, the Slave Select (SS#) pin must be a logic 0
- This allows for multiple slave devices to share the same connection through a Wired-OR topology
- The SS# pin must remain low throughout the transmission



Timebase Module (TBM)

- The TBM generates periodic timer interrupts at a user selectable rate
- It provides a software programmable interrupt at 1, 4, 16, 256, 512, 1924, 2048, and 4906 Hz using an external 32.768 KHz crystal
- This module allows for periodic interrupts to wake up the MCU from a STOP mode



Timer Interface Module (TIM)

- The Timer Interface Module is a two channel timer which provides a timing reference with input-capture, output-compare, and Pulse Width Modulation features
- Features of the TIM include
 - Rising-edge, falling-edge, or any-edge input capture
 - Set, clear, and toggle output-compare functionality
 - Buffered and unbuffered PWM signal generation
 - Free-running or modulo up-count operation
 - Toggle any channel pin on overflow

TIM

- Input capture enables the MCU to capture the time an external event has occurred
- With an output-compare, the MCU can generate a periodic pulse with programmable duration, frequency, and polarity



Electrical Specifications

Characteristic	Symbol	Value	Unit
Operating temperature range	T_c	-40 to +85	°C
Operating voltage range	V_{DD}	3.0 ±10% 5.0 ±10%	V


Characteristic ⁽¹⁾	Symbol	Value	Unit
Supply voltage	V_{DD}	+0.3 to +6.0	V
Input voltage	V_{in}	$V_{DD} - 0.3$ to $V_{DD} + 0.3$	V
Maximum current per pin excluding V_{DD} , V_{SS} and PTD0-PTD4	I	±15	mA
Maximum current for pins PTD0-PTD4	$I_{PTD0-PTD4}$	±25	mA
Maximum current into V_{DD}	$I_{DD(in)}$	150	mA
Maximum current out of V_{DD}	$I_{DD(out)}$	150	mA
Storage temperature	T_{stg}	-55 to +150	°C

CGM Specifications

Characteristic	Symbol	Min	Typ	Max	Unit
Control loop ⁽¹⁾	f_{cld}	20k	30k	50k	Hz
Control loop capacitor ⁽¹⁾	C_1	—	—	10	µF
Control loop capacitor ⁽¹⁾	C_2	21k	30k	—	µF
Control loop capacitor ⁽¹⁾	C_3	—	—	10	µF
Feedback loop resistor	R_1	—	10	—	kΩ
Series resistor	R_2	—	100	—	Ω

Description	Symbol	Min	Typ	Max	Unit
Operating voltage	V_{DD}	2.7	—	5.5	V
Operating temperature	T	-40	25	85	°C
Reference frequency	f_{ref}	50	30.78k	100	kHz
Range control voltage	V_{ref}	—	28.1	—	mV
VCO control voltage frequency ⁽¹⁾	f_{vco}	30.4k	—	40.13k	Hz
Minimum voltage VCO control voltage frequency ⁽¹⁾	f_{vco}	30.4k	—	40.13k	Hz
VCO single-tone range voltage	L	1	—	200	—
VCO control voltage multiplier	M	1	—	4	—
VCO multiply factor	N	1	—	4000	—
VCO resolution resolution	R	1	1	8	—
Resolution divider factor	S	1	1	16	—
VCO operating frequency	f_{vco}	30.4k	—	40.13k	Hz
Bus operating frequency ⁽¹⁾	f_{bus}	—	—	1.2	MHz
Bus frequency of maximum voltage ⁽¹⁾	f_{bus}	—	—	4.1	MHz
Minimum acquisition time	t_{acq}	—	—	50	µs
Minimum lock time	t_{lock}	—	—	50	µs
PLL phase ⁽¹⁾	ϕ	0	—	Phase ⁽¹⁾ 0 to 360° ±1°	°
Reference clock input frequency	f_{ref}	46	—	50.8k	Hz
Reference clock input frequency	f_{ref}	56k	—	51.5k	Hz
Reference clock input frequency	f_{ref}	56k	—	51.5k	Hz

Mechanical Specifications



Portion of this presentation may have been taken from relevant users and technical manuals. Original content Copyright © 2005 - Rohk Kia